A 0.25- m, 600-MHz, 1.5-V, Fully Depleted SOI CMOS 64-Bit Microprocessor
نویسندگان
چکیده
A 0.25m, four-layer-metal, 1.5-V, 600-MHz, fully depleted (FD) silicon-on-insulator (SOI) CMOS 64-bit ALPHA1 microprocessor integrating 9.66 million transistors on a 209-mm silicon die has been developed leveraging the existing bulk design. FD-SOI technology is used because it has better immunity for dynamic leakage current than partially depleted SOI in highspeed dynamic circuits without body contact. C–V characteristics of metal-oxide-silicon-oxide-silicon with and without source-drain junctions are described to explain the behavior of FD-SOI transistor. Race, speed, and dynamic stability have been simulated to reassure the circuit operation. Key process features are shallow trench isolation, 4-nm gate oxide, 30-nm co-silicide, 46-nm silicon film, and 200-nm buried oxide. The FD-SOI microprocessor runs 30% faster than that of bulk, and it passes the reliability and system test.
منابع مشابه
UltraSPARC-III: designing third-generation 64-bit performance
0272-1732/99/$10.00 1999 IEEE The UltraSPARC-III is the third generation of Sun Microsystems’ most powerful microprocessors, which are at the heart of Sun’s computer systems. These systems, ranging from desktop workstations to large, missioncritical servers, require the highest performance that the UltraSPARC line has to offer. The newest design permits vendors the scalability to build system...
متن کاملA Three-Dimensional DRAM Using Floating Body Capacitance Cells in an FD-SOI Process
This paper describes a three-dimensional DRAM in which the floating body capacitance (FBC) of a fully depleted SOI (FD-SOI) device is used as a storage node. This 1T DRAM lends itself particularly well to a 3D waferto-wafer bonding process because of the absence of deep etched and filled trench capacitor structure, and the improved thickness control tolerance in wafer thinning. A novel three-ti...
متن کاملSub-500-ps 64-b ALUs in 0.18- m SOI/Bulk CMOS: Design and Scaling Trends
In this paper, we present: 1) design of a single-rail energy-efficient 64-b Han–Carlson ALU, operating at 482 ps in 1.5 V, 0.18m bulk CMOS; 2) direct port of this ALU to 0.18m partially depleted SOI process; 3) SOI-optimal redesign of the ALU using a novel deep-stack quaternary-tree architecture; 4) margining for max-delay pushout due to reverse body bias in SOI designs; and 5) performance scal...
متن کاملA 200-MHz 64-bit Dual-Issue CMOS Microprocessor
1 Abstract A reduced instruction set computer (RISC)-style microprocessor has been designed and tested that operates up to 200 megahertz (MHz). The chip implements a new 64-bit architecture, designed to provide a huge linear address space and to be devoid of bottlenecks that would impede highly concurrent implementations. Fully pipelined and capable of issuing two instructions per clock cycle, ...
متن کاملCircuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU
A 300-MHz, custom 64-bit VLSI, second-generation Alpha CPU chip has been developed. The chip was designed in a 0.5-um CMOS technology using four levels of metal. The die size is 16.5 mm by 18.1 mm, contains 9.3 million transistors, operates at 3.3 V, and supports 3.3-V/5.0-V interfaces. Power dissipation is 50 W. It contains an 8-KB instruction cache; an 8-KB data cache; and a 96-KB unified sec...
متن کامل